Yosysyosys Active


Description

Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.

Extracted automatically from Yosys homepage
Open new issue
Homepage
http://www.clifford.at/yosys/
Version
0.7
Source file
source file
Hits
104

Install Yosys

brew install yosys

Dependencies 0

This formula has no dependencies.